Last active
May 11, 2026 08:51
-
-
Save cyring/4bf7d2459113cd61e40827de450fb48e to your computer and use it in GitHub Desktop.
EPYC/Turin 64-Core
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| AMD Eng Sample |
cyring
commented
May 11, 2026
Author
Author
Zen UMC [12C0]
Controller #0 Twelve Channel
Bus Rate 2400 MHz Bus Speed 2400 MHz REG DDR5 Speed 4800 MT/s
Cha CL RCDr RCDw RP RAS RC RRDs RRDl FAW WTRs WTRl WR clRR clWW
#0 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#1 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#2 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#3 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#4 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#5 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#6 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#7 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#8 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#9 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#10 40 39 39 39 77 116 8 12 32 6 24 72 5 41
#11 40 39 39 39 77 116 8 12 32 6 24 72 5 41
CWL RTP RdWr WrRd scWW sdWW ddWW scRR sdRR ddRR drRR drWW drWR drRRD
#0 38 18 19 5 1 1 1 1 5 5 0 0 0 0
#1 38 18 19 5 1 1 1 1 5 5 0 0 0 0
#2 38 18 20 5 1 1 1 1 5 5 0 0 0 0
#3 38 18 19 5 1 1 1 1 5 5 0 0 0 0
#4 38 18 19 5 1 1 1 1 5 5 0 0 0 0
#5 38 18 20 5 1 1 1 1 5 5 0 0 0 0
#6 38 18 20 5 1 1 1 1 5 5 0 0 0 0
#7 38 18 20 5 1 1 1 1 5 5 0 0 0 0
#8 38 18 20 5 1 1 1 1 5 5 0 0 0 0
#9 38 18 18 5 1 1 1 1 5 5 0 0 0 0
#10 38 18 19 5 1 1 1 1 5 5 0 0 0 0
#11 38 18 20 5 1 1 1 1 5 5 0 0 0 0
REFI RFC1 RFC2 RFCsb RCPB RPPB BGS:Alt Ban Page CKE CMD GDM ECC
#0 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#1 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#2 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#3 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#4 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#5 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#6 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#7 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#8 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#9 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#10 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
#11 9347 708 384 312 0 0 ON OFF R0W0 0 3 1T OFF 1
MRD:PDA MOD:PDA WRMPR STAG PDM RDDATA WRD WRL RDL XS XP CPDED
#0 34 32 34 32 24 36 0:P:1 25 6 23 42 732 18 12
#1 34 32 34 32 24 36 0:P:1 25 6 23 42 732 18 12
#2 34 32 34 32 24 36 0:P:1 25 6 23 42 732 18 12
#3 34 32 34 32 24 36 0:P:1 25 6 23 40 732 18 12
#4 34 32 34 32 24 36 0:P:1 25 6 23 40 732 18 12
#5 34 32 34 32 24 36 0:P:1 25 6 23 42 732 18 12
#6 34 32 34 32 24 36 0:P:1 25 6 23 42 732 18 12
#7 34 32 34 32 24 36 0:P:1 25 6 23 42 732 18 12
#8 34 32 34 32 24 36 0:P:1 25 6 23 42 732 18 12
#9 34 32 34 32 24 36 0:P:1 25 6 23 40 732 18 12
#10 34 32 34 32 24 36 0:P:1 25 6 23 40 732 18 12
#11 34 32 34 32 24 36 0:P:1 25 6 23 42 732 18 12
DIMM Geometry for channel #0
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #1
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #2
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #3
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #4
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #5
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #6
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #7
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #8
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #9
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #10
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
DIMM Geometry for channel #11
Slot Bank Rank Rows Columns Memory Size (MB)
#0 32 1 65536 2048 32768 M321R4GA0BB0-CQKET
#1
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment