Skip to content

Instantly share code, notes, and snippets.

@ericfont

ericfont/circuit-20260628-1746.svg

Created June 28, 2026 21:45
Show Gist options

  • Select an option

    Learn more about clone URLs
  • Save ericfont/5beef281722918e4a37b126e30e3e9a9 to your computer and use it in GitHub Desktop.

Select an option

Learn more about clone URLs
Save ericfont/5beef281722918e4a37b126e30e3e9a9 to your computer and use it in GitHub Desktop.
Download ZIP
encode derivative using DSM then integrate
Display the source blob
Display the rendered blob
Raw
circuit-20260628-1746.svg
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
@ericfont

ericfont commented Jun 28, 2026

Copy link
Copy Markdown
Author

sim

image

@ericfont

ericfont commented Jun 28, 2026

Copy link
Copy Markdown
Author

would follow with a counter to accumulate the balance of +/- clock cycles:

circuit-20260628-1800

over each 200kHz period. Then would get a sum that can be output into analog integrator.

@ericfont

ericfont commented Jun 28, 2026

Copy link
Copy Markdown
Author

Hypothetically, could first differentiate twice. Then digitally integrate once to produce sample deltas. Then analogly integrate those sample deltas twice to recover.

Or maybe after first differentiate twice, could digitally integrate twice to produce sample deltas, which would just need to be integrated once. Or maybe somehow involve a lowpass filter.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment